



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/748,400	12/26/2000	Koji Hayashi	10449-033001	4569

26161 7590 05/18/2005

FISH & RICHARDSON PC
225 FRANKLIN ST
BOSTON, MA 02110

EXAMINER

CHU, KIM KWOK

ART UNIT	PAPER NUMBER
----------	--------------

2653

DATE MAILED: 05/18/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/748,400

Applicant(s)

HAYASHI ET AL.

Examiner

Kim-Kwok CHU

Art Unit

2653

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on Amendment filed on Jan. 3, 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-10 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-5 and 7-9 is/are rejected.
- 7) ☒ Claim(s) 6 and 10 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 12/26/2000 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
- 1) ☒ Certified copies of the priority documents have been received.
 - 2) ☐ Certified copies of the priority documents have been received in Application No. _____.
 - 3) ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

Response to Remarks

1. Applicant's Remarks filed on January 03, 2005 have been fully considered but they are not persuasive.

(a) Applicant states that the prior art of Willis does not disclose "a data recorder including among other features a retry determination circuit for determining whether an address of written data, which is read from a recording medium, and an address of read data, which is provided to an encoder from a buffer memory, are the same" (page 7 of the Remarks, lines 16-19). Accordingly, a data being accessed/read from a disc requires an address to identifying its location. Therefore, in order to encode a read data which is recorded somewhere in the disc, the read/retrieved data must contain an address which is the same address when it is being written on the disc. In other words, data/files being read or written must have an address/file name attached to it in order to identify itself.

(b) Applicant states that the prior art of Willis does not disclose "a second retry determination circuit for determining whether a timing for reading the written data from the recording medium and a timing for encoding the read data are the same" (page 7 of the Remarks, lines 19-22). Accordingly, information reproducing and recording requires data decoding and encoding operations where their sampling rate (timing) has to be the same. For example, data such as a music file is recorded/encoded with

128 kbs at a sampling rate of 44K and must be read/decoded with the same timing.

(c) Furthermore, with respect to claim 7, Applicant states that the prior art of Willis does not disclose "a synchronizing circuit that determines whether a timing for reading the written data from the recording medium and a timing for encoding the read data are the same" (page 9 of the Remarks, lines 4-6).

Accordingly, s synchronizing circuit can be considered as Willis's control circuit 122 which performs recording and playback routines as explain in above items (a) and (b).

(d) Applicant states that the cited secondary reference of Arataki does not teach the features as stated in above items (a) to (c). Accordingly, the prior art of Arataki is cited as an example that an information recording system having an encoder which receives data read from a buffer is an obvious feature of Applicant's claims.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. § 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which the subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. Claims 1 and 2 are rejected under 35 U.S.C. 103(a) as being unpatentable over Willis (U.S. Patent 6,693,857) in view of Arataki et al. (U.S. Patent 5,831,955).

Willis teaches a data buffer management device for controlling interruption and restarting of data writing to a recording medium very similar to the instant invention. For example, Willis teaches the following:

(a) as in claim 1, a data recording medium 102 (Fig. 1);
(b) as in claim 1, a buffer memory 152 for temporarily storing data before data written to the recording medium 102 (Fig. 1; recording medium 102 is used to record video/audio programs);

(c) as in claim 1, an encoder 150 connected to the buffer memory 152 (Fig. 1; MUX 150 contains video and audio encoding means);

(d) as in claim 1, the encoder 150 receives data to be written to the recording medium 102 and generates encoded data (Fig. 1; data such as video/audio programs are to be encoded and written to the recording medium 102);

(e) as in claim 1, a synchronizing circuit 134 for synchronizing the written data read from recording medium 102 with the encoded data when the writing of data to the recording medium 102 is interrupted (Fig. 1; buffer management; column 8, lines 37-49; column 8, lines 61-67);

(f) as in claim 1, a first retry determination circuit for determining whether an address of the written data, which read from the recording medium 102, and an address of the read data, which provided to encode, are the same (Figs. 1 and 3; matching address as of a write data and a read data is a process of recording the data into a proper track address which is provided by the encoding means);

(g) as in claim 1, a second retry determining circuit for determining whether a timing (bit rate) for reading the written data from recording medium and a timing (bit rate) for encoding the read data are the same (Figs. 1 and 3; matching timing of a write data and a read data is a process of recording the data with a proper bit rate which is provided by the encoding means);

(h) as in claim 1, a restart circuit for restarting the writing of data to the recording medium based on the determining

of the first and second retry determination circuits (Figs. 1 and 15; writing each pattern on the recording medium with respect to its location requires a restart write process); and

(i) as in claim 2, the second retry determination circuit determines whether the timings are the same when the first retry determination circuit determines that the addresses are the same (Figs. 1 and 3; matching address and timing/bit rate of reading and writing data).

However, Willis does not teach the following:

(a) as in claim 1, the encoder receives data read from the buffer memory.

Arataki teaches an information recording system having an encoder 135 which receives data read from a buffer 123 (Fig. 3).

Input data such as video and audio requires a storage area as a waiting means so that it can be encoded according to a certain bit rate. Although Willis discloses a buffer means after an encoder, however, it would have been obvious to one of ordinary skill in the art to add a buffer means such as Arataki's in front of Willis's encoder means, because the buffer can be used as a temporary storage for the input data waiting to be encoded.

4. Claims 3-5 and 7-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Willis (U.S. Patent 6,693,857) in view of Arataki et al. (U.S. Patent 5,831,955).

Willis teaches a data buffer management device for controlling interruption and restarting of data writing to a recording medium very similar to the instant invention. For example, Willis teaches the following:

- (a) as in claim 3, a data recorder medium 102 (Fig. 1);
- (b) as in claim 3, a buffer memory 152 for temporarily storing data before it is written to the recording medium 102 (Fig. 1);

- (c) as in claim 3, an encoder 150 connected to the buffer memory 152 (Fig. 1; MUX 150 contains video and audio encoding means);

- (d) as in claim 3, the encoder receives data read from the buffer memory and encodes the read data to generate encoded data (Fig. 1; data such as video/audio programs are to be encoded and written to the recording medium 102);

- (g) as in claim 3, a synchronizing circuit for synchronizing written data medium with the encoded data (Fig. 1; buffer management; column 8, lines 37-49; column 8, lines 61-67);

- (h) as in claim 3, a first retry determination circuit 134 for determining whether an address of the written data, which is read from the recording medium, and the write data address, which

is stored in the one more address memories, are the same, (Figs. 1 and 3; matching addresses as of a write data and a read data is a process of recording the data into a proper track address which is provided by the encoding means);

(i) as in claim 3, the first retry determination circuit 134 for determining whether an address of the read data, which is provided to the encoder from the buffer memory, and read data address, which is stored the one or more address memories, are the same (Figs. 1 and 3; matching addresses of a write data and a read data is a process of recording the data into a proper track address which is provided by the encoding means);

(j) as in claim 3, a second retry determination circuit 134 determining whether a timing for reading the write data from the recording medium and timing for encoding the read data are the same (Figs. 1 and 3; matching timing of a write data and a read data is a process of recording the data with a proper bit rate which is provided by the encoding means); and

(k) as in claim 3, a restart circuit restarting the writing of data to the recording medium based on the determinations of the first and second retry determination circuits (Figs. 1 and 15; writing each pattern on the recording medium with respect to its location requires a restart write process);

(l) as in claim 5, the second retry determination circuit determines whether the timings are the same when the first retry

determination circuit determines that the addresses are the same (Figs. 1 and 3; matching timing (synchronization) and address of a write data and a read data is required in a recording/reading data operation);

However, Willis does not teach the following:

(a) as in claim 3, the encoder receives data read from the buffer memory;

(b) as in claim 3, one or more address memories connected to the buffer memory;

(c) as in claim 3, one more address memories store write data address of the data written to the recording medium and a read data address of the data read from the buffer memory when the writing of data to the recording medium is interrupted;

(d) as in claim 3, the write data address and the read data address each indicate a location of the data when the interruption occurs;

(e) as in claim 4, the written data read from the recording medium includes a first subcode synchronizing signal and the encoded data includes a second subcode synchronizing signal;

(f) as in claim 4, the second retry determination circuit determines whether the timing for reading the written data from the recording medium and the timing for encoding read data are the same based the first and second subcode synchronizing signals.

Arataki teaches an information recording system having the following features:

(a) an encoder 135 which receives data read from a buffer memory 123 (Fig. 3);

(b) as in claim 3, one or more address memories connected to the buffer memory 123 (Fig. 3; address memories are storage areas in the buffer memory 123; column 5; lines 5-10);

(c) as in claim 3, the address memories store write data address of the data written to the recording medium and a read data address of the data read from the buffer memory when the writing of data to the recording medium is interrupted (Fig. 3; address generator 124 generates read/write address which are stored in the buffer memory 123);

(e) as in claim 3, the write data address and the read data address each indicate a location of the data when the interruption occurs (Fig. 3; at any time including an interruption of the recording/reproducing operation, data stored in the buffer memory always attached with an address);

(f) as in claim 4, the written data read from the recording medium includes a first subcode synchronizing signal and the encoded data includes a second subcode synchronizing signal (column 11, lines 53-69; data before read has a subcode and data after encoded has a subcode; a subcode is a header attached to the data for synchronizing read/write operations;

(g) as in claim 4, the second retry determination circuit determines whether the timing for reading the written data from the recording medium and the timing for encoding read data are the same based the first and second subcode synchronizing signals (sub-codes need to be matched for proper read/write timing).

Input data such as video and audio requires a storage area as a waiting means so that it can be encoded according to a certain bit rate. Although Willis discloses a buffer means after an encoder, however, it would have been obvious to one of ordinary skill in the art to add a buffer means such as Arataki's in front of Willis's encoder means, because the buffer can be used as a temporary storage for the input data waiting to be encoded.

Furthermore, since data to be written or read are stored in the buffer memory first, to assign their addresses, it would have been obvious to one of ordinary skill in the art to use the buffer memory to store the read/write addresses of the data such as Arataki's, because data require their respective addresses so that they can be encoded/decoded properly.

5. Claims 7-9 have limitations similar to those treated in the above rejection, and are met by the references as discussed above.

Allowable Subject Matter

6. Claims 6 and 10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

7. The following is an Examiner's statement of reasons for the indication of allowable subject matter:

As in claims 6 and 10, the prior art of record fails to teach or fairly suggest the following features:

(a) a first location detection circuit connected to the one or more address memories, wherein the first location detection circuit detects whether the address of the written data read from the recording and the write data address stored in the one of more address memories are the same; and

(b) a second location detection circuit connected to the one or more address memories, wherein the second location detection circuit detects whether the address of the data read from the buffer memory and the read data address stored in the one or more address memories are the same.

The features indicated above, in combination with the other elements of the claims, are not anticipated by, nor made obvious over the prior art of record.

8. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Shintani (6,055,216) is pertinent because Shintani teaches an information recording/reproducing synchronizing means.

10. Any response to this action should be mailed to:

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Or faxed to:

(703) 872-9306 (for formal communications intended for entry. Or:

(571) 273-7585, (for informal or draft communications, please label "PROPOSED" or "DRAFT")

Any inquiry of a general nature or relating to the status of this application should be directed USPTO Contact Center (703) 308-4357; Electronic Business Center (703) 305-3028.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kim CHU whose telephone number is (571) 272-7585 between 9:30 am to 6:00 pm, Monday to Friday.

Kim-Kwok CHU

Kc 5/11/05

Examiner AU2653
May 11, 2005

(571) 272-7585


WILLIAM KORZUCH
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600